## CS152: Computer Systems Architecture Circuits Recap – Digital Why And How



Sang-Woo Jun Spring 2023



Large amount of material adapted from MIT 6.004, "Computation Structures", Morgan Kaufmann "Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition", and CS 152 Slides by Isaac Scherson

# Course outline

**D** Part 1: The Hardware-Software Interface

- What makes a 'good' processor?
- Assembly programming and conventions

#### Part 2: Recap of digital design

- Combinational and sequential circuits
- How their restrictions influence processor design
- Part 3: Computer Architecture
  - Computer Arithmetic
  - Simple and pipelined processors
  - Caches and the memory hierarchy
- Part 4: Computer Systems
  - Operating systems, Virtual memory

# The digital abstraction

"Building Digital Systems in an Analog World"

# The digital abstraction

Electrical signals in the real world is analog
 Continuous signals in terms of voltage, current,

Modern computers represent and process information using discrete representations

- Typically binary (bits)
- Encoded using ranges of physical quantities (typically voltage)



# Aside: Historical analog computers

□ Computers based on analog principles have existed

- Uses analog characteristics of capacitors, inductors, resistors, etc to model complex mathematical formulas
  - Very fast differential equation solutions!
  - Example: Solving circuit simulation would be very easy if we had the circuit and was measuring it

## □ Some modern resurgence as well!

Research on sub-modules performing fast non-linear computation using analog circuitry

Flash transistors can be modeled as **variable resistors** representing the weight

The V=IR current equation will achieve the math we need: Inputs (X) = DAC Weights (R) = Flash transistors Outputs (Y) = ADC Outputs

The ADCs convert current to digital codes, and provide the non-linearity needed for DNN



https://semiengineering.com/can-analog-make-a-comeback/

Why are digital systems desirable?

Polish analog computer AKAT-1 (1959) Source: Topory

Hint: Noise



# Using voltage digitally

## Key idea

- Encode two symbols, "0" and "1" (1 bit) in an analog space
- $\circ~$  And use the same convention for every component and wire in system



Problem: There is always noise between transmitter and receiver

Also, noise can accumulate as we pass through more gates



# Using voltage digitally

## Key idea

- Encode two symbols, "0" and "1" (1 bit) in an analog space
- $\circ~$  And use the same convention for every component and wire in system



# Handling noise

- □ When a signal travels between two entities, there will be noise
  - Temperature, electromagnetic fields, interaction with surrounding modules, ...
- $\Box$  What if V<sub>out</sub> is barely lower than V<sub>L</sub>, or barely higher than V<sub>H</sub>?
  - Noise may push the signal into invalid range
  - Rest of the system runs into undefined state!
- □ Solution: Output signals use a stricter range than input



# Voltage Transfer Characteristic

- □ Example component: Buffer
  - $\circ~$  A simple digital device that copies its input value to its output
- □ Voltage Transfer Characteristic (VTC):
  - $\circ~$  Plot of V\_{out} vs. V\_{in} where each measurement is taken after any transients have died out.
  - Not a measure of circuit speed!
    - Only determines behavior under static input
- Each component generates a new, "clean" signal!
  - $\circ$   $\,$  Noise from previous component corrected  $\,$



# Benefits of digital systems



### Digital components are "restorative"

- $\circ$   $\,$  Noise is cancelled at each digital component  $\,$
- Very complex designs can be constructed on the abstraction of digital behavior
- Compare to analog components
  - Noise is accumulated at each component
  - Lay example: Analog television signals! (Before 2000s)
    - Limitation in range, resolution due to transmission noise and noise accumulation
    - Contrary: digital signals use repeaters and buffers to maintain clean signals



Source: "Does TV static have anything to do with the Big Bang?" How it works, 2012

# The basic building block: CMOS transistors ("Complementary Metal-Oxide-Semiconductor")



Everything is built as a network of transistors!

# The basic building block: CMOS FETs

Remember CS151 – FETs come in two varieties, and are composed to create Boolean logic



## Making chips out of transistors...?



Intel 4004 Schematics drawn by Lajos Kintli and Fred Huettig for the Intel 4004 50<sup>th</sup> anniversary project

# The basic building block 2: Standard cell library

## Standard cell

- Group of transistor and interconnect structures that provides a boolean logic function
  - Inverter, buffer, AND, OR, XOR, ...
- For a specific implementation technology/vendor/etc..
- Also includes physical characteristic information
- Eventually, chips designs are expressed as a group of standard cells networked via wires
  - Among what is sent to a fab plant

AND, OR, XOR,	Gate	Delay (ps)	Area (µ²)
plementation technology/vendor/etc	Inverter	20	10
vsical characteristic information	Buffer	40	20
	AND2	50	25
designs are expressed as a	NAND2	30	15
cells networked via wires	OR2	55	26
sent to a fab plant	NOR2	35	16
•	AND4	90	40
Example:	NAND4	70	30
Various components have different delays and areal	OR4	100	42
The actual numbers are not important right now	NOR4	80	32

# Aside: Describing chips for foundries

- **GDSII**, OASIS file formats
- Depicts many standard cells connected via multiple wire layers



Source: File:Silicon\_chip\_3d.png, Tgrebinski, File:Wikipediaoasisimage 2.png (Wikipedia)

## CS152: Computer Systems Architecture Digital Circuit Design Recap



Sang-Woo Jun Spring 2023



Large amount of material adapted from MIT 6.004, "Computation Structures", Morgan Kaufmann "Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition", and CS 152 Slides by Isaac Scherson

# Combinational and sequential circuits

- □ Two types of digital circuits
- Combinational circuit
  - $\circ~$  Output is a function of current input values
    - output = f(input)
    - Output depends exclusively on input
- Sequential circuit
  - Have memory ("state")
    - Output depends on the "sequence" of past inputs





# What constitutes combinational circuits

- 1. Input
- 2. Output
- 3. Functional specifications
  - $\circ~$  The value of the output depending on the input
  - Defined in many ways!
  - Boolean logic, truth tables, hardware description languages,

We've done this in CS51/CS151

- 4. Timing specifications Hinted at in CS51/CS151
  - Given dynamic input, how does the output change over time?

# Timing specifications of combinational circuits

- □ Propagation delay (t<sub>PD</sub>)
  - $\circ~$  An upper bound on the delay from valid inputs to valid outputs
  - Restricts how fast input can be consumed
    (Too fast input → output cannot change in time, or undefined output)



# Timing specifications of combinational circuits

## □ Contamination delay (t<sub>CD</sub>)

- $\circ~$  A lower bound on the delay between input change to output starting to change
  - Does not mean output has stable value!
- Guarantees that output will not change within this timeframe regardless of what happens to input



No promises during XXXXX

# Back to propagation delay of combinational circuits

### □ A chain of logic components has additive delay

- $\circ~$  The "depth" of combinational circuits is important
- □ The "critical path" defines the overall propagation delay of a circuit



# Sequential circuits

Combinational circuits on their own are not very useful

- □ Sequential logic has memory ("state")
  - $\circ~$  State acts as input to internal combinational circuit
  - $\circ~$  Subset of the combinational circuit output updates state



## Synchronous sequential circuits

"Synchronous": all operation are aligned to a shared clock signal

- $\circ~$  Speed of the circuit determined by the delay of its longest critical path
- For correct operation, all paths must be shorter than clock speed
- Either simplify logic, or reduce clock speed!



# Timing constraints of state elements

- □ Synchronous state elements also add timing complexities
  - $\circ~$  Beyond propagation delay and contamination delay
- □ Propagation delay (t<sub>PD</sub>) of state elements
  - $\circ~$  Rising edge of the clock to valid output from state element
- □ Contamination delay (t<sub>CD</sub>)
  - $\,\circ\,\,$  State element output should not change for  $t_{\rm CD}$  after clock change
- □ Setup time (t<sub>SETUP</sub>)
  - $\,\circ\,\,$  State element should have held correct data for  $t_{\text{SETUP}}$  before clock edge
- □ Hold time (t<sub>HOLD</sub>)
  - $\,\circ\,\,$  Input to state element should hold correct data for  $t_{HOLD}$  after clock edge

# Timing behavior of state elements

#### Meeting the <u>setup time</u> constraint

- "Processing must fit in clock cycle"
- After rising clock edge,
- $\circ$  t<sub>PD</sub>(State element 1) + t<sub>PD</sub>(Combinational logic) + t<sub>SETUP</sub>(State element 2)
- must be smaller than the clock period



Otherwise, "timing violation"

# Timing behavior of state elements

#### □ Meeting the <u>hold time</u> constraint

- "Processing should not effect next state too early"
- After rising clock edge,
- $\circ$  t<sub>CD</sub>(State element 1) + t<sub>CD</sub>(Combinational logic) = Guaranteed time output will not change
- must be larger than t<sub>HOLD</sub> (State element 2)





If any constraint is violated, state may hold wrong data!

# **Real-world implications**

Constraints are met via Computer-Aided Design (CAD) tools

- Cannot do by hand!
- Given a high-level representation of function, CAD tools will try to create a physical circuit representation that meets all constraints
- □ Rule of thumb: Meeting <u>hold time</u> is typically not difficult
  - $\circ$  e.g., Adding a bunch of buffers can add enough t<sub>CD</sub>(Sequential Circuit)
- □ Rule of thumb: Meeting <u>setup time</u> is often difficult
  - $\circ$   $\,$  Somehow construct shorter critical paths, or
  - reduce clock speed (We want to avoid this!)

How do we create shorter critical paths for the same function?

# Simplified introduction to placement/routing

Mapping state elements and combinational circuits to limited chip space

- $\circ~$  Also done via CAD tools
- May add significant propagation delay to combinational circuits
- **Example:** 
  - Complex combinational circuits 1 and 2 accessing state <u>A</u>
  - Spatial constraints push combinational circuit 4 far from state A
  - Path from B to A via 4 is now very long!
- **Q** Rule of thumb:
  - One comb. should not access too many state
  - $\circ~$  One state should not be used by too many comb.



# Looking back: Why are register files small?

□ Why are register files 32-element? Why not 1024 or more?



# Real-world example

□ Back in 2002 (When frequency scaling was going strong, but larger FETs)

- Very high frequency (multi-GHz) meant:
- $\circ$  ... setup time constraint could tolerate
- $\circ \ \ ...$  up to 8 inverters in its critical path
- Such stringent restrictions!

Can we even fit a 32-bit adder there? No!